1. Introduction. The general sieve problem may be stated as follows [3] . Let mi, m2, • • • , ms be s positive integers, relatively prime in pairs. Consider the congruences (1) X «s a{j(mod nu), i = 1, 2, • • • , s; j = 1, 2, • • • , «,-< m, .
For fixed i, the o¿;-are distinct non-negative integers less than to, . The problem is to find all integers N between given limits, say In between these two extremes, there is the important quadratic sieve, where roughly U = mi/2 for all i. It is used in problems involving quadratic residues, Diophantine equations of second degree and other quadratic type problems.
About thirty years ago, Lehmer [1] , [2] constructed a novel special-purpose device for sifting. It used the first 30 primes as moduli. Its processing rate was 3 X 105 numbers/min.
General-purpose computers are not very well suited to sifting, and the earlier models could not compete with Lehmer's machine. However, the speed of the more recent machines makes up for their lack of orientation towards the sieve problem insofar as surpassing the performance of Lehmer's machine is concerned. Thus, the rate for a quadratic sieve using the first 30 primes on the IBM 7090 is approximately 107 numbers/min.
The present paper describes a special-purpose device, where rates in excess of 1010 numbers/min. can be achieved for quadratic sieves. The device consists of basic digital building blocks from which a suitable sieve is assembled for each problem. Thus, by an appropriate rearrangement of the building blocks, problems with different moduli can be run. It is also shown that if the device contains a certain minimum amount of hardware and is attached to a general-purpose computer, then problems can be run where, roughly speaking, the number of moduli is not limited any more by the amount of hardware of the special-purpose device, but only by the size of the memory of the general-purpose computer, and the rate is still of the order of 1010 numbers/min.
We use a so-called "Fixed Plus Variable Structure Computer" organization for realizing the combination between the special-and general-purpose computers [6] . This also enables one to use the digital building blocks of the sieve for building other special-purpose devices which one might want to associate with the general-purpose computer. Then every column, all of whose entries are 1, corresponds to a solution, and conversely.
Example: Find the primes p such that (3) 6 ^ p < 36.
The relevant congruences are x = 1 (mod 2), x m 1, 2 (mod 3), x = 1, 2, 3, 4
(mod 5). The matrix M is given by '6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35   01010  1010101010101010101010101  01101  1011011011011011011011011  11110  1111011110111101111011110 The columns all of whose entries are 1 correspond to the primes in the range (3). The rows of M are periodic with period to, . Thus, the first ordered to, bits of the ¿th row determine the rest of this row completely, and we call them the periodic pattern e, of to¿ .
3. Method of Solution on the Special-Purpose Computer. We now give an informal introduction to the principle of operation of the special-purpose device. It will be observed that the method is based on ideas used in earlier work [1] , [2] , [3] in this field.
A first approach to the mechanization of a special-purpose sieve would be to build a matrix precisely in the form displayed for the example above with observation posts in every column, detecting coincidences of non-zero bits. Problems which can be solved by such a procedure are limited to those which can fit into the maximum size matrix which can be assembled, i.e., computationally trivial problems. We order the moduli so that License or copyright restrictions may apply to redistribution; see https://www.ams.org/journal-terms-of-use
Since solutions exist only corresponding to columns with non-zero bits, we may eliminate the TO,-row and many of the components required to detect coincidences, by establishing coincidence gates only in those columns where the m,-row has non-zero entries.
Large problems may be handled by constructing only ms columns of the matrix and testing for solutions in these columns in parallel. Entering the next batch of to, numbers turns out to be equivalent to performing prearranged circular shifts in the s -1 rows. This procedure would require a matrix of size (s -1) X to, with coincidence gates established in the columns as prescribed above. It is possible to use such a matrix to define potential solutions even when it is only feasible to mechanize I < s -1 rows of the matrix, and then have a general-purpose computer complete the test for solution.
The range of problems which may be handled is increased when it is recognized that the periodic pattern e¡ associated with the ith. row completely determines the rest of the row. In the following we give an algorithm which defines a procedure requiring only to,-elements in the ith row, giving up only the regularity of the coincident gate connections. The special-purpose computer consists of basic digital building blocks or modules which are assembled into a matrix consisting of s -1 shifting registers, the ith of length to, , and initially containing the periodic pattern d (i = 1,2, ■ ■ ■ , s -1). Observation posts are placed at certain positions in the matrix which sift out the solutions to (1) among the first m, numbers.* Next, a circular shift is performed in each register, which is equivalent to bringing in the next to, numbers to be sifted. This is followed by the observation posts sifting out the solutions among this new batch of numbers. This process of sifting followed by shifting is continued until all the numbers are processed. Hence (7) and (8) are equivalent to
[l if 0 g j < m¡ and A + j: = a¿"t. -ot< (mod m<)
Ií N e Sn is a solution to the system (1), then by (5),
for all n.
By (5) and (6) we have also
Hence, if we let
then by (11),
so that (mod 11).
Reference is made to Table I . The matrix M0 is constructed according to (7) (omitting all strings of zeros). Equation (8) implies that the ith row of matrix Mn is obtained from the ith row of Af"_i by means of circularly left shifting the Table I The Matrices for the Problem JV i \ \ The values h, fc2, k3, fc4 of Table II are computed by ( 10), and the corresponding values of u¡ by ( 12). Table II defines a pattern of observation stations which sift out the solutions in each matrix; the entry u¡ represents the column coordinate corresponding to the row coordinate i, at which an observation station exists. In Mo, the observation pattern Ui = 0, 2, 2, 2 indicates a solution, since all matrix positions corresponding to that pattern are filled by l's. They appear in bold type in Table I . The corresponding value of k is fc4 = 2. The solution is, therefore, N = -15 + 0 X 11 + 2 = -13 by (14). The only two other solutions are found in M3, for k3 = 1 and /c2 = 5, also indicated by bold type in Table I .
They are N = -15 + 3 X H + 1 = 19 and iV = -15 + 3 X 11 + 5 = 23. 5 . The Special-Purpose Computer. The special-purpose device should be flexible enough to allow usage of different moduli. Therefore the basic building blocks of the device are modules consisting of memory elements and gates which will be assembled into the appropriate-size shifting registers and sets of and-gates for each problem. The and-gates are the realization of appropriate combinations of the observation posts, and test for coincidence of l's.
The example of the previous section suggests the construction of the device. Its central part consists of shift-registers Ri, ■ ■ • , Rs-i, the ith of length m;, which will store the matrices Mn (without the trailing strings of O's). Register R{ will shift circularly left by r,-positions. It is important to note, however, that this can be effected in one shift time, rather than in r< shift times, and further, that the wiring can be so arranged that any transmitting memory element is adjacent to its receiver. In order to do this, we rename the memory elements in Rt so that element number 0 is at the left, followed by element number rt, followed by number 2r¡ (mod m¿), by 3r¡ (mod to,) , etc. Then each transmitting element is adjacent to its receiver, and every element will appear exactly once. ForJ (to,-, to,) = 1, so that also (m¿, r«) = 1 (i = 1, ■ • • , s -1). Hence r,-generates the additive cyclic group of non-negative integers (mod m¡) and every element appears exactly once in the register.
Example: Suppose that for a certain sieve problem to, = 23, and to¿ = 10 for some i < s. Then Ä, has to shift circularly left by r¡ = 3 positions. On a conventional shift-register, three shifts of the type indicated in Figure 1 would have to be performed. The same result can be obtained in one shift time by the specially wired-up register of Figure 2 . However, the long wiring has an undesirable effect on the speed of the system. Renaming the memory elements as in Figure 3 , the three shifts can be done in one shift time with conventional wiring.
Î (a, b) stands for the greatest common divisor of a and b.
License or copyright restrictions may apply to redistribution; see https://www.ams.org/journal-terms-of-use The second part of the special-purpose device consists of /, sets of and-gates, one set for each value of k which is a solution to (10), "anding" together positions dj in the registers, as defined in the previous section. Also a counting register R with capacity > (B -A)/ms and a shift control are required. (The shift control does not normally have to be reconstructed for every problem.) The register R contains the value n of the matrix M" currently being sifted.
The sifting process consists of the following steps.
1. Clear R.
Load R\, • • • , Ä,_i with M0, whose entries are defined by (7).
3. Record n and record the values k for which coincidence is obtained, i.e., the values k associated with the sets of and-gates which are excited, if any. The corresponding solutions are given by (14).
4. Advance R by unity and perform a circular shift in each shift-register according to the above scheme. This effectively reloads the registers with the next batch of m, numbers to be sifted.
Terminate process if n > (B -A)/to, . Otherwise go back to 3.
It is thus seen that in this process to, numbers are processed per shift time.
6. The Sieve in a Fixed Plus Variable Structure Computer. It was remarked by Lehmer that special-purpose equipment attached to the arithmetic unit of a fast computer can speed up computation of permutation problems [4] , and of other problems [5] . More generally, we consider a so-called "Fixed Plus Variable Structure Computer" (to be designated by (F + V) computer), which consists of a conventional digital computer (the fixed part to be denoted by F), and a set of modules (the variable part to be denoted by V). Many problems contain a part which can be solved on a special-purpose computer in a much more efficient way than on a general-purpose computer. For such a problem, the modules are assembled into a suitable special-purpose device which handles this part. The rest of the problem is handled by F. A supervisory control coordinates the operation of the two computers. However, the special-purpose configuration is not retained permanently, but may be reorganized into other configurations for other problems. For a more detailed description of the concept of the (F + V) computer, the reader is referred to the literature [6] .
The special-purpose device described above has a limited amount of hardware. For certain problems it may be desirable to use more moduli than can be mechanized with the available hardware. In order to handle such problems, we imbed the special-purpose device in an (F + V) computer. This allows, as will be shown subsequently, handling problems in which the number of moduli is limited only by the number of periodic patterns e¿ of to¿ that can be stored in the memory of F, provided that the hardware of V is sufficient to mechanize the first I of the s moduli. The parameter I depends on the relative number of l's and O's in the periodic patterns of the sieve, and on the relative speeds of F and V. The use of F 4-V also allows using the modules for building special-purpose devices other than the sieve, and attaching them to F. Figure 4 shows the organization of the (F 4-V) computer for the sieve problem by means of a block diagram. The F-part, which acts as the special-purpose device, mechanizes the first I moduli. The fc-register records the values of k (the solutions of (10) and the transfers from V to the memory of F occur, the latter acting as a buffer, capable of storing "bursts" of solution candidates which V might produce occasionally. After the transfers, both parts are again decoupled and assume their respective tasks. The program for V is outlined in the following six steps.
2. Load Ri, ■■■ , AVi with M0. 7. Speed and Hardware. The speed and hardware requirements will now be discussed in terms of an example, for which we choose a quadratic sieve problem where the moduli are the first s primes. The first column of Table III contains values of the independent variable I, the number of moduli mechanized in the special-purpose device. The table displays the speed and hardware requirements for such a sieve as a function of I. The second column contains the Ith prime. Let I be the total time required for performing the coincidence test and the subsequent circular shifts in the registers. Using the register organization described in Section 5, the circular shifting amounts to a left shift of one position in each register. We assume transistorized circuitry, for which t = 0.2 ß sec is chosen (speeds approximating those of the IBM 7090). Thus, m, numbers are processed in this time if no coincidence occurs. (If the registers are of the doublerank type, both ranks will be equipped with sets of and-gates, and t -0.2 ß sec is the time for a coincidence check and for transferring one rank into the other. Thus also in this case m¡ numbers are processed in 0.2 ß sec.) We consider first the case s = I, that is, we use only a special-purpose computer without a conventional general-purpose computer. Assuming the solutions to be sparse, so that we may neglect the time of recording them, the rate of the sieve is 6 X 107 X TO; 0 w 1A8 . . , i ■ v = -= 3 X 10 X m¡ numbers/min.
z These values are displayed in the third column. Since the sieve is quadratic, the probability of any randomly selected bit in the periodic pattern e,-to be 1 is about 0.5. Hence, on the average, one coincidence is obtained per 2l numbers sifted, or every 6 X 107 X 2! 2l t =-= --ß sec. v 5m¡
These values appear in the fourth column.
If s > I, divisions have to be performed in F. The probability that exactly i divisions suffice to decide whether any solution candidate AT has to be rejected or accepted is (3^)* (1 á » á » -I). Hence the expectation of the number of divisions for each N is given by s-! (16) v = £*/2' = 2 -(s -I + 2)/2s^. t=i Thus the average number of divisions for each solution candidate approaches 2 asymptotically from below. Assuming the IBM 7090 as the fixed machine F, this division subroutine takes about 200 ß sec for two divisions. Also, preliminary studies of the mode of transfer from V to the 7090 indicate that the transfer of the contents of R and of the /c-register requires no more than 7 ß sec. (See appendix.) That is, this is the maximum time during which V is idle. F is interrupted only insofar as it requires memory access during this time. Actually, V could already resume its operation after the transfer of n from the ñ-register. It would have to wait additional time only if a new solution candidate is formed before the current contents of the /c-register has been stored away, which is a rare event. However, in our computation of the overall speed of the sieve we assumed that V is interrupted for 7 ß sec. during each transfer.
Thus, the average overall rate of the sieve is given by w = , , " . numbers/min. The lower bound for I in Table III was chosen to be 9 because for I = 8 the rate would already be less than can be achieved with conventional present-day computers. The upper bound was chosen by setting arbitrarily a hardware constraint of 1500 memory elements.
The lowest value of r for which r Sï 200 ß sec is r = 247.3 ß sec. Thus V should contain at least 15 registers consisting of 328 memory elements. Figure 5 displays the overall rate as a function of required memory elements. Two simple conclusions can be drawn from the monotonicity of w as displayed in Figure 5 . First, I should be chosen as large as possible. That is to say, as much hardware as available should be thrown in to build the sieve; even so the cooperation between F and V becomes less efficient as I increases beyond the critical value of 16, in the sense that F becomes more idle. Secondly, the use of slower memory elements is indicated if a larger number of them is available, hence the possibility of using magnetic core registers. Similarly, two moduli may be combined in F. For example, combining mi+1 with to¡+2 and mi+3 with m¡+i (which increases storage requirements in F), and using as divisors the moduli to¡+iTO¡+2, to¡+5toí+4 , mi+i , • • • , to, , the average number of divisions that have to be performed approaches 11/8 asymptotically from below. Thus, the effect of combining moduli in F is to lower the critical value of t. Such a procedure would therefore be used when the available hardware in V is smaller than required for keeping up with the speed of F implied by an average of two divisions per solution candidate.
The high speeds which can be achieved by our method suggest its applicability for conversion of numbers from the modular number representation [7] to the conventional polyadic representation. Since this problem is of the Chinese remainder type, it seems possible to include in the sieve special solution hunting properties.
8. Conclusion. A method has been presented to sift numbers satisfying a set of linear congruences from among a large set of numbers. The important properties of the resulting special-purpose device are that a relatively large set of numbers is processed essentially within the time required for performing a shift of one position in an ordinary shift-register, and that no memory references are necessary. This leads to an overall speed gain of about three orders of magnitude over modern present-day computers such as the IBM 7090. By combining the device with a general-purpose computer, the size of problems that can be run is greatly increased with almost no decrease in speed.
tents of CAC) is forced into the F Memory Address Register as a consequence of recognition of a special instruction in F by the Supervisory Control. Both the value n and the corresponding contents of the fc-register are then fetched by the previously described K -L interchange, and CAC is set back to K + i. At the end of the fetching operations, FFl is set to 0.
Thus F always handles first the latest information brought in from V. If at any time CAC holds the address K 4-M, and if FFl = 1, then FF2 is set, which prevents V from storing into the memory. (Of course for sufficiently large I, such an occurrence is very rare.) FF2 is reset by the resetting signal of FFl. If at any time
